


PRELIMINARY AMENDMENT

In the event of non-payment or improper payment of the required fee, the Commissioner is authorized to charge or to credit Deposit Account No. 501,262 as may be required to correct the error.

Respectfully submitted,

Paul L. Master et al.

Date: October 9, 2002

By: 
Nancy Gumbard
Registration No. 38,147
10 South LaSalle Street
Suite 3300
Chicago, Illinois 60603-1002
(312) 372-2920 Ext.125

MARKED CHANGES TO THE SPECIFICATION

On Page 11, starting on line 7, please note the following changes to the paragraph:

A significant departure from the prior art, the ACE 100 does not utilize traditional (and typically separate) data, [DMA] direct memory access (DMA), random access, configuration and instruction busses for signaling and other transmission between and among the reconfigurable matrices 150, the controller 120, and the memory 140, or for other input/output ("I/O") functionality. Rather, data, control and configuration information are transmitted between and among these matrix 150 elements, utilizing the matrix interconnection network 110, which may be configured and reconfigured, to provide any given connection between and among the reconfigurable matrices 150, including those matrices 150 configured as the controller 120 and the memory 140, as discussed in greater detail below.

On Page 11, starting on line 30, please note the following changes to the paragraph:

The matrices 150 configured to function as memory 140 may be implemented in any desired or preferred way, utilizing computational elements (discussed below) of fixed memory elements, and may be included within the ACE 100 or incorporated within another IC or portion of an IC (such as memory 61). In the preferred embodiment, the memory 140 is included within the ACE 100, and preferably is comprised of computational elements which are low power consumption random access memory (RAM), but also may be comprised of computational elements of any other form of memory, such as flash, DRAM, SRAM, MRAM, FeRAM, ROM, EPROM or E²PROM. As mentioned, this memory functionality may also be distributed across multiple matrices 150, and may be temporally embedded, at any given time, as a particular MIN 110 configuration. In addition, in the preferred embodiment, the memory 140 preferably includes [direct memory access (DMA)] DMA engines, not separately illustrated.

On Page 12, starting on line 28, please note the following changes to the paragraph:

The matrix interconnection network 110 of Figure 3, and its subset interconnection networks separately illustrated in Figures 4 and 5 (Boolean interconnection network 210, data interconnection network 240, and interconnect 220), collectively and generally referred to herein as "interconnect", "interconnection(s)",

MARKED CHANGES TO THE SPECIFICATION

“interconnection network(s)” or MIN, may be implemented generally as known in the art, such as utilizing field programmable gate array (“FPGA”) interconnection networks or switching fabrics, albeit in a considerably more varied fashion. [()As used herein, “field programmability” refers to the capability for post-fabrication adding or changing of actual IC functionality, as opposed to programming of existing IC structure or function (such as in a microprocessor or DSP). In the preferred embodiment, the various interconnection networks are implemented as described, for example, in U.S. Patent No. 5,218,240, U.S. Patent No. 5,336,950, U.S. Patent No. 5,245,227, and U.S. Patent No. 5,144,166, and also as discussed below and as illustrated with reference to Figures 7, 8 and 9. These various interconnection networks provide selectable (or switchable) connections between and among the controller 120, the memory 140, the various matrices 150, and the computational units 200 and computational elements 250 discussed below, providing the physical basis for the configuration and reconfiguration referred to herein, in response to and under the control of configuration signaling generally referred to herein as “configuration information”. In addition, the various interconnection networks (110, 210, 240 and 220) provide selectable, routable or switchable data, input, output, control and configuration paths, between and among the controller 120, the memory 140, the various matrices 150, and the computational units 200 and computational elements 250, in lieu of any form of traditional or separate input/output busses, data busses, DMA, RAM, configuration and instruction busses.

On Page 17, starting on line 3, please note the following changes to the paragraph:

Next, the present invention also utilizes a tight coupling (or interdigitation) of data and configuration (or other control) information, within one, effectively continuous stream of information. This coupling or commingling of data and configuration information, referred to as “silverware” or as a “silverware” module, is the subject of another, second related patent application. For purposes of the present invention, however, it is sufficient to note that this coupling of data and configuration information into one information (or bit) stream, which may be continuous or divided into packets, helps to enable real-time reconfigurability of the ACE 100, without a need for the (often unused) multiple, overlaying networks of hardware interconnections of the prior art. For

MARKED CHANGES TO THE SPECIFICATION

example, as an analogy, a particular, first configuration of computational elements 250 at a particular, first period of time, as the hardware to execute a corresponding algorithm during or after that first period of time, may be viewed or conceptualized as a hardware analog of “calling” a subroutine in software which may perform the same algorithm. As a consequence, once the configuration of the computational elements 250 has occurred (*i.e.*, is in place), as directed by (a first subset of) the configuration information, the data for use in the algorithm is immediately available as part of the silverware module. The same computational elements 250 may then be reconfigured for a second period of time, as directed by second configuration information (*i.e.*, a second subset of configuration information), for execution of a second, different algorithm, also utilizing immediately available data. The immediacy of the data, for use in the configured computational elements 250, provides a one or two clock cycle hardware analog to the multiple and separate software steps of determining a memory address and fetching stored data from the addressed registers. This has the further result of additional efficiency, as the configured computational elements may execute, in comparatively few clock cycles, an algorithm which may require orders of magnitude more clock cycles for execution if called as a subroutine in a conventional microprocessor or digital signal processor (“DSP”).

On Page 18, starting on line 13, please note the following changes to the paragraph:

Referring again to Figure 3, the functions of the controller 120 (preferably matrix (KARC) 150A and matrix (MARC) 150B, configured as finite state machines) may be explained (1) with reference to a silverware module, namely, the tight coupling of data and configuration information within a single stream of information, (2) with reference to multiple potential modes of operation, (3) with reference to the reconfigurable matrices 150, and (4) with reference to the reconfigurable computation units 200 and the computational elements 250 illustrated in Fig. 4. As indicated above, through a silverware module, the ACE 100 may be configured or reconfigured to perform a new or additional function, such as an upgrade to a new technology standard or the addition of an entirely new function, such as the addition of a music function to a mobile communication device. Such a silverware module may be stored in the matrices 150 of

MARKED CHANGES TO THE SPECIFICATION

memory 140, or may be input from an external (wired or wireless) source through, for example, matrix interconnection network 110. In the preferred embodiment, one of the plurality of matrices 150 is configured to decrypt such a module and verify its validity, for security purposes. Next, prior to any configuration or reconfiguration of existing ACE 100 resources, the controller 120, through the matrix (KARC) 150A, checks and verifies that the configuration or reconfiguration may occur without adversely affecting any pre-existing functionality, such as whether the addition of music functionality would adversely affect pre-existing mobile communications functionality. In the preferred embodiment, the system requirements for such configuration or reconfiguration are included within the silverware module or configuration information, for use by the matrix (KARC) 150A in performing this evaluative function. If the configuration or reconfiguration may occur without such adverse affects, the silverware module is allowed to load into the matrices 150 (of memory 140), with the matrix (KARC) 150A setting up the DMA engines within the matrices 150C and 150D of the memory 140 (or other stand-alone DMA engines of a conventional memory). If the configuration or reconfiguration would or may have such adverse affects, the matrix (KARC) 150A does not allow the new module to be incorporated within the ACE 100.

On Page 22, starting on line 30, please note the following changes to the paragraph:

In the preferred embodiment, the selection of various input and output lines 281 and 291, and the creation of various connections through the interconnect (210, 220 and 240), is under control of control bits 265 from [the] a computational unit controller 255, as discussed below. Based upon these control bits 265, any of the various input enables 251, input selects 252, output selects 253, MUX selects 254, DEMUX enables 256, DEMUX selects 257, and DEMUX output selects 258, may be activated or deactivated.

On Page 23, starting on line 6, please note the following changes to the paragraph:

The exemplary computation unit 200 includes [a] the computation unit controller 255 which provides control, through control bits 265, over what each computational element 250, interconnect (210, 220 and 240), and other elements (above) does with every clock cycle. Not separately illustrated, through the interconnect (210, 220 and

MARKED CHANGES TO THE SPECIFICATION

240), the various control bits 265 are distributed, as may be needed, to the various portions of the computation unit 200, such as the various input enables 251, input selects 252, output selects 253, MUX selects 254, DEMUX enables 256, DEMUX selects 257, and DEMUX output selects 258. The CU controller [295] 255 also includes one or more lines 295 for reception of control (or configuration) information and transmission of status information.

On Page 23, starting on line 25, please note the following changes to the paragraph:

Figure 6 is a block diagram illustrating, in detail, an exemplary, preferred multi-function adaptive computational unit 500 having a plurality of different, fixed computational elements 250, in accordance with the present invention. When configured accordingly, the adaptive computation unit 500 performs a wide variety of functions discussed in the related application, such as finite impulse response filtering, fast Fourier transformation, and other functions such as discrete cosine transformation, useful for communication operating modes. As illustrated, this multi-function adaptive computational unit 500 includes capability for a plurality of configurations of a plurality of fixed computational elements, including input memory 520, data memory 525, registers 530 (illustrated as registers 530A through 530Q), multipliers 540 (illustrated as multipliers 540A through 540D), adder 545, first arithmetic logic unit (ALU) 550 (illustrated as ALU_1s 550A through 550D), second arithmetic logic unit (ALU) 555 (illustrated as ALU_2s 555A through 555D), and pipeline (length 1) register 560, with inputs 505, lines 515, outputs 570, and multiplexers (MUXes or MXes) 510 (illustrates as MUXes and MXes 510A through 510KK) forming an interconnection network (210, 220 and 240). The two different ALUs 550 and 555 are preferably utilized, for example, for parallel addition and subtraction operations, particularly useful for radix 2 operations in discrete cosine transformation.

MARKED CHANGES TO THE CLAIMS

1. (Once Amended) A system for adaptive configuration, the system comprising:

a first set of configuration information, the first set of configuration information [including] comprising a first subset of configuration information and a second subset of configuration information;

a plurality of heterogeneous computational elements, [the plurality of heterogeneous computational elements including a first computational element and a second computational element, the] a first computational element of the plurality of heterogeneous computational elements having a first fixed architecture and [the] a second computational element of the plurality of heterogeneous computational elements having a second fixed architecture, the first fixed architecture being different than the second fixed architecture; and

an interconnection network coupled to the plurality of heterogeneous computational elements, the interconnection network [operative to configure] capable of configuring the plurality of heterogeneous computational elements for a first functional mode of a plurality of functional modes[,] in response to the first subset of configuration information, and the interconnection network further [operative to reconfigure] capable of reconfiguring the plurality of heterogeneous computational elements for a second functional mode of the plurality of functional modes[,] in response to the second subset of configuration information, the first functional mode being different than the second functional mode.

6. (Once Amended) The system of claim 1, further comprising:

a memory coupled to the plurality of heterogeneous computational elements and to the interconnection network, the memory [operative to store] capable of storing the first set of configuration information.

7. (Once Amended) The system of claim 1, wherein the first [plurality] set of configuration information is stored in a second plurality of heterogeneous computational elements configured for a memory functional mode.

MARKED CHANGES TO THE CLAIMS

8. (Once Amended) The system of claim 1, wherein the first [plurality] set of configuration information is stored as a configuration of the plurality of heterogeneous computational elements.
14. (Once Amended) The system of claim 1, wherein the first fixed architecture and the second fixed architecture are selected from a plurality of specific architectures, the plurality of specific architectures [including functions for] comprising at least two of the following corresponding functions: memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability.
15. (Once Amended) The system of claim 1, wherein the plurality of functional modes [includes] comprises at least two of the following functional modes: linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, controller operations, memory operations, and bit-level manipulations.
17. (Once Amended) The system of claim 1, further comprising:
a controller coupled to the plurality of heterogeneous computational elements and to the interconnection network, the controller [operative to direct and schedule] capable of directing and scheduling the configuration of the plurality of heterogeneous computational elements for the first functional mode and the reconfiguration of the plurality of heterogeneous computational elements for the second functional mode.
18. (Once Amended) The system of claim 17, wherein the controller is further [operative to time and schedule] capable of timing and scheduling the configuration and reconfiguration of the plurality of heterogeneous computational elements with corresponding data.
19. (Once Amended) The system of claim 17, wherein the controller is further [operative to select] capable of selecting the first subset of configuration information and the second subset of configuration information from a singular bit stream containing data commingled with the first set of configuration information.

MARKED CHANGES TO THE CLAIMS

20. (Once Amended) The system of claim 1, further comprising:
a second plurality of heterogeneous computational elements coupled to the interconnection network, the second plurality of heterogeneous computational elements configured for a controller operating mode, the second plurality of heterogeneous computational elements [operative to direct and schedule] capable of directing and scheduling the configuration of the plurality of heterogeneous computational elements for the first functional mode and the reconfiguration of the plurality of heterogeneous computational elements for the second functional mode.
21. (Once Amended) The system of claim 20, wherein the second plurality of heterogeneous computational elements is further [operative to time and schedule] capable of timing and scheduling the configuration and reconfiguration of the plurality of heterogeneous computational elements with corresponding data.
22. (Once Amended) The system of claim 20, wherein the second plurality of heterogeneous computational elements is further [operative to select] capable of selecting the first subset of configuration information and the second subset of configuration information from a singular bit stream containing data commingled with the first set of configuration information.
24. (Once Amended) The system of claim 23, wherein the plurality of operating modes of the mobile station [includes] comprises at least two of the following modes: a mobile telecommunication mode, a personal digital assistance mode, a multimedia reception mode, a mobile packet-based communication mode, and a paging mode.
32. (Once Amended) A method for adaptive configuration, the method comprising:
receiving a first set of configuration information, the first set of configuration information [including] comprising a first subset of configuration information and a second subset of configuration information;
in response to the first subset of configuration information, configuring through an interconnection network a plurality of heterogeneous computational elements for a first functional mode of a plurality of functional modes, [the plurality of heterogeneous computational

MARKED CHANGES TO THE CLAIMS

elements including a first computational element and a second computational element, the] a first computational element of the plurality of heterogeneous computational elements having a first fixed architecture and [the] a second computational element of the plurality of heterogeneous computational elements having a second fixed architecture, the first fixed architecture being different than the second fixed architecture; and

in response to the second subset of configuration information, reconfiguring through the interconnection network the plurality of heterogeneous computational elements for a second functional mode of the plurality of functional modes, the first functional mode being different than the second functional mode.

38. (Once Amended) The method of claim 32, further comprising:
storing the first [plurality] set of configuration information in a second plurality of heterogeneous computational elements configured for a memory functional mode.

39. (Once Amended) The method of claim 32, further comprising:
storing the first [plurality] set of configuration information as a configuration of the plurality of heterogeneous computational elements.

45. (Once Amended) The method of claim 32, wherein the first fixed architecture and the second fixed architecture are selected from a plurality of specific architectures, the plurality of specific architectures [including functions for] comprising at least two of the following corresponding functions: memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability.

46. (Once Amended) The method of claim 32, wherein the plurality of functional modes [includes] comprises at least two of the following functional modes: linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, controller operations, memory operations, and bit-level manipulations.

52. (Once Amended) The method of claim 51, wherein the plurality of operating modes of the mobile station [includes] comprises at least two of the following modes: a mobile

MARKED CHANGES TO THE CLAIMS

telecommunication mode, a personal digital assistance mode, a multimedia reception mode, a mobile packet-based communication mode, and a paging mode.

63. (Once Amended) A method for adaptive configuration, the method comprising:
transmitting a first set of configuration information, the first set of configuration information [including] comprising a first subset of configuration information and a second subset of configuration information;

wherein when the first set of configuration information has been received, an interconnection network coupled to a plurality of heterogeneous computational elements is [operative to configure] capable of configuring the plurality of heterogeneous computational elements for a first functional mode of a plurality of functional modes[,] in response to the first subset of configuration information, and the interconnection network further [operative to reconfigure] capable of reconfiguring the plurality of heterogeneous computational elements for a second functional mode of the plurality of functional modes[,] in response to the second subset of configuration information, the first functional mode being different than the second functional mode; and

wherein the plurality of heterogeneous computational elements include a first computational element and a second computational element, the first computational element having a first fixed architecture and the second computational element having a second fixed architecture, the first fixed architecture being different than the second fixed architecture.

69. (Once Amended) The method of claim 63, further comprising:
accessing the first [plurality] set of configuration information in a second plurality of heterogeneous computational elements configured for a memory functional mode.

75. (Once Amended) The method of claim 63, wherein the first fixed architecture and the second fixed architecture are selected from a plurality of specific architectures, the plurality of specific architectures [including functions for] comprising at least two the following corresponding functions: memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability.

MARKED CHANGES TO THE CLAIMS

76. (Once Amended) The method of claim 63, wherein the plurality of functional modes [includes] comprises at least two of the following functional modes: linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, controller operations, memory operations, and bit-level manipulations.

89. (Once Amended) An adaptive integrated circuit, comprising:
a plurality of sets of configuration information, the plurality of sets of configuration information [including] comprising a first set of configuration information and a second set of configuration information;

a plurality of reconfigurable matrices, the plurality of reconfigurable matrices including a plurality of heterogeneous computation units, each heterogeneous computation unit of the plurality of heterogeneous computation units formed from a selected configuration, of a plurality of configurations, of a plurality of fixed computational elements, the plurality of fixed computational elements including a first computational element having a first architecture and a second computational element having a second architecture, the first architecture distinct from the second architecture, the plurality of heterogeneous computation units coupled to an interconnect network and reconfigurable in response to the plurality of sets of configuration information; and

a matrix interconnection network coupled to the plurality of reconfigurable matrices, the matrix interconnection network [operative to configure] capable of configuring the plurality of reconfigurable matrices in response to the first set of configuration information for a first operating mode and to reconfigure the plurality of reconfigurable matrices in response to the second set of configuration information for a second operating mode.

90. (Once Amended) The adaptive integrated circuit of claim 89, further comprising:
a controller coupled to the plurality of reconfigurable matrices, the controller [operative to provide] capable of providing the plurality of sets of configuration information to the reconfigurable matrices and to the matrix interconnection network.

91. (Once Amended) An adaptive integrated circuit, comprising:

MARKED CHANGES TO THE CLAIMS

a set of configuration information, the set of configuration information [including] comprising a first subset of configuration information and a second subset of configuration information;

a plurality of heterogeneous computational elements, [the plurality of heterogeneous computational elements including a first computational element and a second computational element, the] a first computational element of the plurality of heterogeneous elements having a first fixed architecture and [the] a second computational element of the plurality of heterogeneous elements having a second fixed architecture, the first fixed architecture being different than the second fixed architecture;

an interconnection network coupled to the plurality of heterogeneous computational elements, the interconnection network [operative to configure] capable of configuring the plurality of heterogeneous computational elements for a first functional mode of a plurality of functional modes[,] in response to the first subset of configuration information, and the interconnection network further [operative to reconfigure] capable of reconfiguring the plurality of heterogeneous computational elements for a second functional mode of the plurality of functional modes[,] in response to the second subset of configuration information, the first functional mode being different than the second functional mode;

wherein a first subset of the plurality of heterogeneous computational elements is configured for a controller operating mode, the controller operating mode [including functions for] comprising at least one of the following functions: directing configuration and reconfiguration of the plurality of heterogeneous computational elements, [for] selecting the first subset of configuration information and the second subset of configuration information from a singular bit stream containing data commingled with the set of configuration information, and [for] scheduling the configuration and reconfiguration of the plurality of heterogeneous computational elements with corresponding data; and

wherein a second subset of the plurality of heterogeneous computational elements is configured for a memory operating mode for storing the set of configuration information.

92. (Once Amended) The adaptive integrated circuit of claim 91, wherein the first subset of the plurality of heterogeneous computational elements and the second subset of the plurality

MARKED CHANGES TO THE CLAIMS

of heterogeneous computational elements are distributed among the plurality of heterogeneous computational elements.

93. (Once Amended) An adaptive integrated circuit, comprising:
- a set of configuration information, the set of configuration information including a first subset of configuration information and a second subset of configuration information;
 - a plurality of heterogeneous computational elements, [the plurality of heterogeneous computational elements including a first computational element and a second computational element, the] a first computational element of the plurality of heterogeneous computational elements having a first fixed architecture and [the] a second computational element of the plurality of heterogeneous computational elements having a second fixed architecture of a plurality of fixed architectures, the first fixed architecture being different than the second fixed architecture, and the plurality of fixed architectures [including functions for] comprising at least two of the following functions: memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability; and
 - an interconnection network coupled to the plurality of heterogeneous computational elements, the interconnection network [operative to configure] capable of configuring the plurality of heterogeneous computational elements for a first functional mode of a plurality of functional modes[,] in response to the first subset of configuration information, and the interconnection network further [operative to reconfigure] capable of reconfiguring the plurality of heterogeneous computational elements for a second functional mode of the plurality of functional modes[,] in response to the second subset of configuration information, the first functional mode being different than the second functional mode, and the plurality of functional modes [including] comprising at least two of the following functional modes: linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, controller operations, memory operations, and bit-level manipulations.

94. (Once Amended) An adaptive integrated circuit, comprising:
- configuration information;
 - a plurality of fixed and differing computational elements; and

MARKED CHANGES TO THE CLAIMS

an interconnection network coupled to the plurality of fixed and differing computational elements, the interconnection network [operative in response] capable of responding to the configuration information to configure and reconfigure the plurality of fixed and differing computational elements for a plurality of functional modes.

96. (Once Amended) The adaptive integrated circuit of claim 94, wherein the plurality of functional modes [includes] comprises at least two of the following functional modes: linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, controller operations, memory operations, and bit-level manipulations.

99. (Once Amended) The adaptive integrated circuit of claim 94, wherein the plurality of fixed and differing computational elements are selected from a plurality of specific architectures, the plurality of specific architectures [including functions for] comprising at least two of the following functions: memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability.